Abstract
I. INTRODUCTION
The use of FPGAs has been classified broadly into three main categories: rapid prototyping, system implementation, and dynamically reconfigurable subsystems. The last of these areas has been described as being "perhaps the most innovative (application) for FPGAs and still in its infancy" [1] . This paper reports on the development of a new simulation method for FPGA-based systems which are dynamically reconfigurable. The work is part of a structured programme of research to investigate the potential of dynamically reconfigurable logic. The scope of this study includes defining new system design and synthesis principles, developing new software tools and researching new applications of the technology.
Although the capability to implement circuits based on dynamic reconfiguration exists, research into this new approach to circuit synthesis is hindered by an almost complete absence of specialist CAD tools for this area. This paper addresses some of the issues in creating new design tools to support the logic designer wishing to exploit dynamically reconfigurable logic. Section two discusses what is meant by dynamic reconfiguration and outlines its principal benefits. The next section describes how the traditional FPGA design flow can be modified to support the method. It identifies the need for several new CAD tools and, in particular, the need to extend current simulation capabilities to model dynamic reconfiguration. In the fourth section the challenges of simulating dynamic reconfiguration are discussed and a new technique called Dynamic Circuit Switching (DCS) is introduced. By integrating closely with existing FPGA design tools it allows the simulation of any dynamically reconfigurable FPGA architecture for which appropriate design libraries are available.
II. DYNAMIC RECONFIGURATION
Dynamic reconfiguration is defined as the selective updating of a subsection of an FPGA's programmable logic and routing resources while the remainder of the device's programmable resources continue to function without interruption [2] . It is equivalent to partial, run-time reconfiguration of an active array. Such FPGAs are an example of dynamically reconfigurable logic. The critical point in this definition is that the FPGA does not have to be halted in order to have its function partially reconfigured. It implies that full simulation of the operation of a system using dynamically reconfigurable FPGAs requires that the simulator be capable of modelling static circuitry that is active on the array while simultaneously modelling the replacement of dynamic circuits with new circuits. In contrast, the task of simulating an FPGA that is halted during partial reconfiguration is considerably easier, since in that case there is no active array circuitry to consider.
If the design is comprised of multiple reconfigurable FPGAs, new permutations emerge. If the individual FPGAs are dynamically reconfigurable at the device level, as defined above, then the system is, in the widest sense, dynamically reconfigurable.
This permutation represents the most difficult system to simulate. If the individual FPGAs are not dynamically reconfigurable, they will need to be halted while they are either partially or completely reconfigured. For devices such as the market-leading Xilinx FPGAs, full reconfiguration is necessary, irrespective of how small a change is to be made. Further permutations exist when the array is not comprised of homogeneous FPGAs but is instead a heterogeneous mix of different types of reconfigurable FPGAs and perhaps even, other, non-reconfigurable FPGAs. Consider for example, the image processing application reported by Ross [3] which uses a dynamically reconfigurable Atmel FPGA and a non-reconfigurable Actel FPGA along with a microcontroller and other circuits. Although the authors describe their system as being dynamically reconfigurable, in this application the Atmel FPGA is only ever fully reconfigured while the Actel FPGA cannot be reconfigured. Clearly, there is a need for more consistent terminology and possibly a taxonomy of reconfiguration techniques for arrays of FPGAs.
The inconsistent use of terminology notwithstanding, the benefits of dynamically reconfigurable systems are significant. Dynamically reconfigurable FPGAs offer the fastest possible way to change an active FPGA circuit since only those parts that need to be reconfigured are interrupted. This results in faster overall system operation. The smaller configuration bitstreams also require fewer external memory locations for storage. The profile of the circuitry that is active on the array may be adjusted dynamically to match the requirements of the algorithm being executed thus optimising the ratio of active circuitry to available silicon and potentially reducing the overall number of components required by a design. Moreover, the opportunities for deploying device-level dynamic reconfiguration are increasing as the gate counts of individual FPGAs continues to improve. The benefits of faster reconfiguration, and hence faster overall system speed, and reduced component count also become more apparent with increasing part density.
III. CAD TOOLS FOR DYNAMIC RECONFIGURATION
A dynamically reconfigurable circuit by definition includes one or more reconfigurable elements (i.e. groups of cells which are loaded on to and removed from the array during run-time). To specify the dynamic operation of a design, it is therefore necessary to identify those parts of the system that are to be reconfigured and those parts (if any) that are to remain permanently resident on the FPGA. A reconfiguration schedule for the dynamic portions of the design must also be provided to specify the sequencing of reconfiguration events, i.e. the conditions under which each reconfigurable element in the system is loaded on to or removed from the FPGA. The extensibility of the more comprehensive design entry packages can be exploited for this purpose. At the schematic capture level, once reconfigurable elements are identified they can be partitioned from the rest of the system by encapsulating them inside hierarchical symbols. Textual attributes, or properties as they are known in EDIF, may then be attached to each of the symbols to specify the appropriate reconfiguration schedule. Figure 1 shows a simple system consisting of three distinct functional units, or tasks, two of which have been identified by the designer as being mutually time-exclusive. All three tasks are encapsulated inside hierarchical symbols and tasks B and C, which are reconfigurable elements, have attributes attached to them which specify their reconfiguration schedules. The first attribute, RECONFIG_ELEMENT, simply marks a subcircuit as being dynamically reconfigurable.
The ACTIVATE and DEACTIVATE attributes are used to specify the conditions which cause a subcircuit to be loaded onto or removed from the FPGA. In this example these attributes indicate that a high value on the change signal (which is generated by TASK_A) causes a reconfiguration to take place to swap between tasks B and C. The final two attributes are used to indicate the reconfiguration timing for a subcircuit. LOADTIME specifies the time needed to load a subcircuit onto the FPGA. The REMOVETIME represents the time needed to overlay a safe configuration prior to loading new logic as discussed in the next section.
A number of HDL environments also support front-end tools that allow design structure to be represented graphically in the form of interconnected code modules. This enables reconfiguration schedules to be attached to graphical HDL entities in a manner similar to that described for schematic capture tools. Where an HDL without support for graphical input is used for design entry, an alternative means of specifying the reconfiguration schedules will be required. With purely textual HDL models, the properties may be attached to module instances using a mechanism such as the VHDL generic parameter.
At present there is no support for simulating the dynamic reconfiguration of a design according to its reconfiguration schedule. The designer is therefore obliged to simulate parts of the system (e.g. each separate FPGA configuration) in isolation and physically implement the circuit on the FPGA to verify that the operation of the overall system is correct. Clearly this approach is unsatisfactory and alternative solutions are discussed in the next section.
In many applications employing reconfiguration the amount of time spent reprogramming the FPGA is critical. Long reconfiguration intervals can easily swamp the overall performance of the system. Dynamic reconfiguration offsets this to a limited extent by allowing the FPGA to function while it is being updated but reconfiguration timing may still dominate system performance. The precise time needed to dynamically reconfigure a given subcircuit is unavailable during the early stages of design. This is because it is determined by the number of logic and routing resources consumed, the physical placement of those resources on the logic array and the type and speed of the FPGA's configuration loading mechanism. Once the design has been placed and routed successfully, exact reconfiguration timing information is available and a back-annotation mechanism similar to the one used to feed net timing information back to the design netlist(s) could be employed. Prior to circuit layout, however, some means of estimating reconfiguration times is required so that system performance evaluation can be undertaken. In some cases a design trade-off that sacrifices raw circuit speed but allows dynamic reconfiguration to take place more quickly can result in greater overall performance. Timing estimation could be performed by a new dedicated CAD tool which would use expert knowledge of the target FPGA architecture to generate an estimate of the array area required to implement the individual reconfigurable elements and therefore their reconfiguration time. Improved estimates could be obtained by making use of Linear Parameterised Macros (LPM) which had been enhanced with information about the amount of logic resources consumed and the reconfiguration time associated with each macro. The optimisation of individual LPMs to produce new macros tailored for fast reconfiguration is another area of potential investigation.
The requirement to automatically place and route a dynamically reconfigurable design adds considerable complexity to conventional APR software because a number of inter-related layouts must be generated. The designer is currently forced to perform the slow and error-prone task of placing and routing the design manually. A high-level floorplanning tool is needed to allow the designer to constrain the placement of reconfigurable elements. The purpose of this would be to avoid conflicts when logic is loaded on to the FPGA and also to minimise the difference between successive floorplans and hence device configurations, thereby reducing reconfiguration time. The ultimate goal would be a fully automated solution to the problem of multi-layout APR, i.e. a tool which automatically explores the various floorplanning trade-offs and produces an optimal set of FPGA configurations.
The rest of the paper focuses on the challenges of specifying and simulating dynamically reconfigurable systems.
IV. SIMULATION OF DYNAMICALLY RECONFIGURABLE SUBSYSTEMS
The most direct approach to simulating dynamically reconfigurable circuits is to build a model of all the components of the dynamically reconfigurable FPGA and their interaction. This implies simulating the programmable logic and routing resources, the configuration memory, the reconfiguration control circuitry, and the interaction between them. The simulation would be comprehensive in that it would model every aspect of the operation of an FPGA, including dynamic reconfiguration. It would also, however, simulate inactive areas of the array and would be extremely large and slow. As device capacities continue to increase, it would become more impractical. Thus the "brute force" approach to simulating dynamic reconfiguration is comprehensive, but has little else to recommend it.
The remaining two methods considered here take a contrasting approach by abstracting to a greater extent from the details of the underlying FPGA architecture and its specific reconfiguration mechanism.
This approach substantially reduces the complexity of the simulation task in comparison to the previous model and enables simulation of the entire system to take place much earlier in the design cycle. Both methods are based on the premise that the effect of dynamic reconfiguration can be approximated, without loss of useful design information, by switching reconfigurable elements in and out of circuit as required during the course of simulation. Thus when the schedule calls for part of the FPGA array to be dynamically reconfigured, this is modelled by isolating the logic to be replaced and switching in the new circuit.
The detailed behaviour of a group of FPGA logic cells and routing switches during the period when they are being reconfigured is highly dependent on the underlying device architecture and circuit layout and therefore cannot easily be predicted with any accuracy. What can be assumed, however, is that those cells affected by the reconfiguration will undergo a period of instability as they are being reprogrammed.
The designer of a dynamically reconfigurable system must be aware of this and ensure that the remaining active logic is not adversely affected. One way to achieve this is to perform reconfigurations in four discrete stages:
1. Isolate the area of the array to be reconfigured from any neighbouring logic connected to it. 2. Load a default (power-up) configuration to clear the area of the array that is to be reprogrammed. If this is not done, the new logic being loaded can interact with the existing logic while configuration is in progress thus potentially causing damage to the FPGA. 3. Load the new configuration into the appropriate logic cells. 4. Finally, activate the new circuit and where necessary re-establish connections to neighbouring logic.
If this regime is adhered to the dynamically reconfigurable system will be tolerant of any localised instability that may occur during reconfiguration. Thus the precise nature of the instability is unimportant to the designer and it can be represented, for simulation purposes, by interpreting the value of all signals emanating from those logic cells affected by reconfiguration as unknown during the reconfiguration interval.
Two methods of implementing this simulation approach have been considered. The first involves the development of a new logic simulation engine which is halted when the conditions for triggering a reconfiguration event are detected. The simulation database is then modified to reflect the new FPGA device configuration by replacing the details of the now defunct task with the details of the newly activated task. Simulation is then resumed but the model of the newly loaded task will not be activated until a period corresponding to the reconfiguration interval required for the circuit change has elapsed. This method was rejected due to the size and complexity of the development task which would require a re-engineering of proprietary simulators. It also conflicted with our goal of exploiting the extensibility of existing CAD tools as much as possible.
A new simulation strategy called Dynamic Circuit Switching which integrates closely with a conventional logic simulator and effectively extends its capabilities to encompass the simulation of dynamic reconfiguration was adopted instead. This is achieved by the addition of a netlist post-processing stage between design capture and simulation. The post-processing tool generates a copy of the design netlist which it transforms into a new netlist that is used exclusively for simulation purposes. A number of virtual components are inserted into the design (i.e. components whose function is to model the dynamic reconfigurability of the FPGA). To illustrate how dynamic circuit switching works, consider Figure 2 , which shows a simplified diagram of the previous example circuit after it has been post-processed. Each reconfigurable element is surrounded with isolation switches which connect it to the rest of the circuit. The isolation switches are controlled by VHDL Schedule Control Modules (SCMs), each of which monitors a set of stimulus signals to detect when the conditions for reconfiguration occur. These stimulus signals correspond to individual terms in the reconfiguration schedule expressions (specified at design entry with the ACTIVATE and DEACTIVATE attributes). After the post-processing stage, the designer has access to a new set of signals that allow him to set up which reconfigurable elements are initially active and then, during the simulation run, monitor the state of all reconfigurable elements in the system (i.e. whether they are active, inactive or undergoing reconfiguration).
The netlist post-processing tool used to implement Dynamic Circuit Switching is operational and is currently being tested. It provides a partially-automated solution to the problem of simulating dynamically reconfigurable FPGA designs. Although the current software is designed to integrate with Viewlogic's Workview tools, every effort has been made to minimise its dependence on any proprietary features of the CAD system. The underlying technique can thus be replicated in different design environments and can be applied to different families of FPGAs. One of the system's design goals was that it could even be used to evaluate the performance of new dynamically reconfigurable FPGA architectures. This is achieved by simulating the performance of, for example, a dynamically reconfigurable Xilinx XC4000 series device. The virtual device is created by enhancing its specification to include dynamic reconfiguration with artificial but nonetheless representative timing.
V. CONCLUSIONS
One of the most interesting issues for further work is the synthesis of the reconfiguration control circuitry. In the final implementation of a dynamically reconfigurable circuit, the responsibility for controlling reconfiguration of the FPGA must be allocated to an external microcontroller, to the FPGA itself, or to another hardware device. In any case, it would be advantageous to be able to synthesise the algorithm for the controller automatically from the information contained in the distributed VHDL schedule control modules. (We assume that the problem is not recursive and that the controller, if implemented in hardware, is in itself an entirely static design.) Since the control circuitry is an implicit overhead incurred as a consequence of the decision to use dynamic reconfiguration, it is usually important that the synthesis be accomplished very efficiently. It would be of considerable value if a first-order estimate of this overhead could be provided at the earliest stages of design process. This would assist the designer in evaluating the option of employing dynamic reconfiguration in the design.
